CMOS level shifters from 0 to 18 V output

Producción científica: Contribución a una revistaArtículorevisión exhaustiva

9 Citas (Scopus)

Resumen

A design methodology for level shifters voltage translators, where the output voltage ranges from 0 to 18 V, and the input voltage ranges from 2 to 5.5 V in a 0.6 µm CMOS-HV technology, is presented. This family of circuits have a special interest in the case of implantable medical devices where is common to handle previously unknown voltages either positive or negative, above or below the control logic supply VDD. Two application examples are presented: a composite switch to control negative stimuli voltage pulses, and a multi-channel programmable charge-pump voltage multiplier, aimed at charging the output capacitors of an IMD.

Idioma originalInglés
Páginas (desde-hasta)617-628
Número de páginas12
PublicaciónAnalog Integrated Circuits and Signal Processing
Volumen107
N.º3
DOI
EstadoPublicada - jun. 2021

Huella

Profundice en los temas de investigación de 'CMOS level shifters from 0 to 18 V output'. En conjunto forman una huella única.

Citar esto